Execution of data dependent arithmetic instructions in multi-pipeline processors
- 申请公布号：
- US6263424(B1)
- 申请号：
- US19980128164
- 申请日期：
- 1998.08.03
- 申请公布日期：
- 2001.07.17
- 申请人：
- RISE TECHNOLOGY COMPANY
- 发明人：
- TRAN DZUNG X.;MUNSON KENNETH K.
- 分类号：
- G06F9/302;G06F9/32;(IPC1-7):G06F9/302
- 主分类号：
- G06F9/302
- 摘要：
- A single chip microprocessor has at least two parallel pipelines that each have multiple processing stages, one of which is an instruction execution stage with a full functioned arithmetic logic unit (ALU). The ALU of one pipeline includes an adder that has the usual two input ports while the adder of the ALU of the other pipeline has at least one extra input port. Two successive arithmetically data dependent instructions are executed by the larger adder alone, while the smaller adder is used as part of a logic circuit that determines the carry bit for the instruction execution result obtained from the larger adder. The smaller adder is thus efficiently used, in an operation where it would otherwise be idle. The additional logic circuitry necessary to determine the carry bit is thus minimized. This additional logic circuitry uses carry bit outputs of both adders, plus the number of adder inputs where the data is inverted in order to execute the instructions, to determine the ultimate carry bit of the instruction execution data.
Copyright Notice © 2009-2024 传众 版权所有