Integrated circuit and method for packet switching control

申请公布号:
US7978693(B2)
申请号:
US20050598552
申请日期:
2005.02.22
申请公布日期:
2011.07.12
申请人:
KONINKLIJKE PHILIPS ELECTRONICS, N.V.
发明人:
DIELISSEN JOHANNUS THEODORUS MATHEUS HUBERTUS
分类号:
H04L12/28;G06F9/30;G06F9/38;H04L12/56
主分类号:
H04L12/28
摘要:
An integrated circuit having a plurality of processing modules (M, S) and an interconnect means (N) for coupling said plurality of processing modules (M, S) and for enabling a packet based communication based on transactions between said plurality of processing modules (M, S) is provided. Each packet comprises a first predetermined number of subsequent words each having a second predetermined number of bits. A first of said plurality of processing modules (M) issues a transaction by sending at least one packet over said interconnect means (N) to a second of said plurality of processing modules (S). The integrated circuit further comprises at least one packet inspecting unit (PIU) for inspecting bits of said at least one packet to determine bits not required for said issued transaction and for matching said not required bits of said at least one inspected packet with other bits of the same packet.
专利推荐
移动版 | 电脑版 | 返回顶部